OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] - Rev 37

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
37 added signals ack, stb and cyc simont 7983d 00h /8051/tags/rel_12/
36 fix bugs in mode 0 simont 7983d 00h /8051/tags/rel_12/
35 design docunemt simont 7983d 22h /8051/tags/rel_12/
34 specification docunemt simont 7983d 22h /8051/tags/rel_12/
33 fix some bugs simont 7984d 04h /8051/tags/rel_12/
32 overflow repaired simont 7984d 04h /8051/tags/rel_12/
31 fix some bugs simont 7990d 21h /8051/tags/rel_12/
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 7994d 03h /8051/tags/rel_12/
29 fix some bugs simont 7994d 04h /8051/tags/rel_12/
28 remove syn signal simont 7994d 04h /8051/tags/rel_12/
27 fix some bugs simont 7994d 04h /8051/tags/rel_12/
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 7994d 06h /8051/tags/rel_12/
25 divider and multiplier pass test markom 7995d 00h /8051/tags/rel_12/
24 intensively tests all instructions markom 7995d 05h /8051/tags/rel_12/
23 mul & div use 4 clocks simont 7995d 20h /8051/tags/rel_12/
22 fix some bugs simont 7995d 20h /8051/tags/rel_12/
21 mul bug fixed markom 7996d 01h /8051/tags/rel_12/
20 multiplier and divider changed so they complete in 4 cycles markom 7996d 03h /8051/tags/rel_12/
19 combinatorial loop removed simont 7996d 20h /8051/tags/rel_12/
18 rst signal added simont 8000d 01h /8051/tags/rel_12/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.