OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] - Rev 67

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
67 add parameters for instruction cache simont 7955d 01h /8051/tags/rel_12/
66 added xrom_test simont 7955d 21h /8051/tags/rel_12/
65 add oc8051_icache and oc8051_cache_ram simont 7955d 21h /8051/tags/rel_12/
64 signal es_int=1'b0 simont 7955d 21h /8051/tags/rel_12/
63 initial import simont 7955d 21h /8051/tags/rel_12/
62 fix bugs in instruction interface simont 7955d 21h /8051/tags/rel_12/
61 fix bug simont 7957d 00h /8051/tags/rel_12/
60 initial inport simont 7958d 00h /8051/tags/rel_12/
59 add external rom simont 7961d 19h /8051/tags/rel_12/
58 add external rom testing simont 7961d 19h /8051/tags/rel_12/
57 add module oc8051_xrom simont 7961d 19h /8051/tags/rel_12/
56 initial CVS input simont 7961d 19h /8051/tags/rel_12/
55 added parameter DELAY simont 7961d 19h /8051/tags/rel_12/
54 cahnge interface to instruction rom simont 7961d 20h /8051/tags/rel_12/
53 initial CVS inport simont 7961d 20h /8051/tags/rel_12/
52 fix bugs simont 7961d 20h /8051/tags/rel_12/
51 fix bugs simont 7964d 00h /8051/tags/rel_12/
50 fix bugs simont 7964d 01h /8051/tags/rel_12/
49 verification added simont 7971d 01h /8051/tags/rel_12/
48 added program for rom converting simont 7978d 21h /8051/tags/rel_12/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.