OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] - Rev 73

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 initial import simont 7980d 10h /8051/tags/rel_12/
72 fix bug in interface to external data ram simont 7980d 12h /8051/tags/rel_12/
71 add cache simont 7984d 11h /8051/tags/rel_12/
70 initial import simont 7984d 11h /8051/tags/rel_12/
69 add parameters simont 7984d 13h /8051/tags/rel_12/
68 add instruction cache and DELAY parameters for external ram, rom simont 7984d 13h /8051/tags/rel_12/
67 add parameters for instruction cache simont 7984d 13h /8051/tags/rel_12/
66 added xrom_test simont 7985d 09h /8051/tags/rel_12/
65 add oc8051_icache and oc8051_cache_ram simont 7985d 09h /8051/tags/rel_12/
64 signal es_int=1'b0 simont 7985d 09h /8051/tags/rel_12/
63 initial import simont 7985d 10h /8051/tags/rel_12/
62 fix bugs in instruction interface simont 7985d 10h /8051/tags/rel_12/
61 fix bug simont 7986d 12h /8051/tags/rel_12/
60 initial inport simont 7987d 12h /8051/tags/rel_12/
59 add external rom simont 7991d 07h /8051/tags/rel_12/
58 add external rom testing simont 7991d 07h /8051/tags/rel_12/
57 add module oc8051_xrom simont 7991d 07h /8051/tags/rel_12/
56 initial CVS input simont 7991d 08h /8051/tags/rel_12/
55 added parameter DELAY simont 7991d 08h /8051/tags/rel_12/
54 cahnge interface to instruction rom simont 7991d 08h /8051/tags/rel_12/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.