OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] - Rev 88

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
88 fix bugs simont 7902d 16h /8051/tags/rel_12/
87 add include oc8051_defines.v simont 7902d 17h /8051/tags/rel_12/
86 initial input simont 7902d 17h /8051/tags/rel_12/
85 prepare bugs simont 7902d 17h /8051/tags/rel_12/
84 remove wb_bus_mon simont 7910d 16h /8051/tags/rel_12/
83 replace some modules simont 7910d 16h /8051/tags/rel_12/
82 replace some modules simont 7910d 16h /8051/tags/rel_12/
81 initial import simont 7910d 16h /8051/tags/rel_12/
80 removing unused modules simont 7910d 16h /8051/tags/rel_12/
79 initial import simont 7910d 16h /8051/tags/rel_12/
78 alu with registered outputs simont 7970d 16h /8051/tags/rel_12/
77 substitute modules oc8051_ram_wr_sel and oc8051ram_rd_sel with oc8051_ram_addr_sel simont 7979d 13h /8051/tags/rel_12/
76 add module oc8051_sfr, 256 bytes internal ram simont 7979d 13h /8051/tags/rel_12/
75 initial import simont 7979d 13h /8051/tags/rel_12/
74 add module oc8051_wb_iinterface simont 7987d 14h /8051/tags/rel_12/
73 initial import simont 7987d 14h /8051/tags/rel_12/
72 fix bug in interface to external data ram simont 7987d 15h /8051/tags/rel_12/
71 add cache simont 7991d 15h /8051/tags/rel_12/
70 initial import simont 7991d 15h /8051/tags/rel_12/
69 add parameters simont 7991d 17h /8051/tags/rel_12/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.