OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] [bench/] [verilog/] - Rev 37

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
37 added signals ack, stb and cyc simont 8010d 08h /8051/tags/rel_12/bench/verilog/
4 Code repaired to satisfy the linter; testbech fails markom 8030d 12h /8051/tags/rel_12/bench/verilog/
2 Initial CVS import simont 8046d 10h /8051/tags/rel_12/bench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.