OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_19/] - Rev 103

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
103 rename signals simont 7770d 21h /8051/tags/rel_19/
102 raname signals. simont 7770d 21h /8051/tags/rel_19/
101 initial inport simont 7771d 00h /8051/tags/rel_19/
100 use \ simont 7771d 00h /8051/tags/rel_19/
99 change directory structure simont 7771d 00h /8051/tags/rel_19/
98 move to rtl/verilog simont 7771d 00h /8051/tags/rel_19/
97 initial inport simont 7771d 00h /8051/tags/rel_19/
96 initial import simont 7771d 00h /8051/tags/rel_19/
95 updating... simont 7771d 01h /8051/tags/rel_19/
94 fix bug. simont 7771d 01h /8051/tags/rel_19/
93 OC8051_XILINX_RAM added simont 7771d 01h /8051/tags/rel_19/
92 initial inport simont 7771d 01h /8051/tags/rel_19/
91 *** empty log message *** simont 7771d 01h /8051/tags/rel_19/
90 change module name. simont 7775d 18h /8051/tags/rel_19/
89 Replaced oc8051_ram by generic_dpram. rherveille 7836d 22h /8051/tags/rel_19/
88 fix bugs simont 7841d 22h /8051/tags/rel_19/
87 add include oc8051_defines.v simont 7841d 22h /8051/tags/rel_19/
86 initial input simont 7841d 22h /8051/tags/rel_19/
85 prepare bugs simont 7841d 22h /8051/tags/rel_19/
84 remove wb_bus_mon simont 7849d 22h /8051/tags/rel_19/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.