OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_19/] - Rev 177

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
177 Fix bug in case of writing and reading from same address. simont 7770d 00h /8051/tags/rel_19/
176 ram modules added. simont 7770d 02h /8051/tags/rel_19/
175 initial inport. simont 7770d 02h /8051/tags/rel_19/
174 ram modules added. simont 7770d 02h /8051/tags/rel_19/
173 simualtion `ifdef added simont 7770d 02h /8051/tags/rel_19/
172 BIST signals added. simont 7773d 01h /8051/tags/rel_19/
171 fix bug in DA operation. simont 7780d 23h /8051/tags/rel_19/
170 removing unused files. simont 7780d 23h /8051/tags/rel_19/
169 remove unused files. simont 7780d 23h /8051/tags/rel_19/
168 modify program list. simont 7781d 00h /8051/tags/rel_19/
167 add readmem for ea. simont 7784d 05h /8051/tags/rel_19/
166 Change test monitor from ports to external data memory. simont 7784d 22h /8051/tags/rel_19/
165 remove dumpvars. simont 7785d 03h /8051/tags/rel_19/
164 initial inport. simont 7785d 04h /8051/tags/rel_19/
163 initial inport simont 7785d 04h /8051/tags/rel_19/
162 initial inport. simont 7785d 04h /8051/tags/rel_19/
161 fix file names. simont 7785d 04h /8051/tags/rel_19/
160 initial inport. simont 7785d 04h /8051/tags/rel_19/
159 initial inport. simont 7785d 04h /8051/tags/rel_19/
158 fix bug. simont 7785d 04h /8051/tags/rel_19/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.