OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_19/] - Rev 35

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
35 design docunemt simont 8017d 02h /8051/tags/rel_19/
34 specification docunemt simont 8017d 02h /8051/tags/rel_19/
33 fix some bugs simont 8017d 07h /8051/tags/rel_19/
32 overflow repaired simont 8017d 08h /8051/tags/rel_19/
31 fix some bugs simont 8024d 00h /8051/tags/rel_19/
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 8027d 06h /8051/tags/rel_19/
29 fix some bugs simont 8027d 07h /8051/tags/rel_19/
28 remove syn signal simont 8027d 07h /8051/tags/rel_19/
27 fix some bugs simont 8027d 08h /8051/tags/rel_19/
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 8027d 09h /8051/tags/rel_19/
25 divider and multiplier pass test markom 8028d 04h /8051/tags/rel_19/
24 intensively tests all instructions markom 8028d 09h /8051/tags/rel_19/
23 mul & div use 4 clocks simont 8028d 23h /8051/tags/rel_19/
22 fix some bugs simont 8028d 23h /8051/tags/rel_19/
21 mul bug fixed markom 8029d 05h /8051/tags/rel_19/
20 multiplier and divider changed so they complete in 4 cycles markom 8029d 07h /8051/tags/rel_19/
19 combinatorial loop removed simont 8029d 23h /8051/tags/rel_19/
18 rst signal added simont 8033d 05h /8051/tags/rel_19/
17 fix some bugs simont 8033d 05h /8051/tags/rel_19/
16 inputs ram and op2 removed simont 8033d 05h /8051/tags/rel_19/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.