OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] - Rev 107

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
107 Include instruction cache. simont 7776d 08h /8051/tags/rel_2/
106 generic_dpram used simont 7777d 11h /8051/tags/rel_2/
105 generic_dpram used simont 7777d 11h /8051/tags/rel_2/
104 use generic_dpram simont 7777d 11h /8051/tags/rel_2/
103 rename signals simont 7777d 12h /8051/tags/rel_2/
102 raname signals. simont 7777d 12h /8051/tags/rel_2/
101 initial inport simont 7777d 16h /8051/tags/rel_2/
100 use \ simont 7777d 16h /8051/tags/rel_2/
99 change directory structure simont 7777d 16h /8051/tags/rel_2/
98 move to rtl/verilog simont 7777d 16h /8051/tags/rel_2/
97 initial inport simont 7777d 16h /8051/tags/rel_2/
96 initial import simont 7777d 16h /8051/tags/rel_2/
95 updating... simont 7777d 16h /8051/tags/rel_2/
94 fix bug. simont 7777d 16h /8051/tags/rel_2/
93 OC8051_XILINX_RAM added simont 7777d 16h /8051/tags/rel_2/
92 initial inport simont 7777d 16h /8051/tags/rel_2/
91 *** empty log message *** simont 7777d 16h /8051/tags/rel_2/
90 change module name. simont 7782d 10h /8051/tags/rel_2/
89 Replaced oc8051_ram by generic_dpram. rherveille 7843d 13h /8051/tags/rel_2/
88 fix bugs simont 7848d 13h /8051/tags/rel_2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.