OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] - Rev 177

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
177 Fix bug in case of writing and reading from same address. simont 7676d 10h /8051/tags/rel_2/
176 ram modules added. simont 7676d 12h /8051/tags/rel_2/
175 initial inport. simont 7676d 12h /8051/tags/rel_2/
174 ram modules added. simont 7676d 12h /8051/tags/rel_2/
173 simualtion `ifdef added simont 7676d 12h /8051/tags/rel_2/
172 BIST signals added. simont 7679d 11h /8051/tags/rel_2/
171 fix bug in DA operation. simont 7687d 09h /8051/tags/rel_2/
170 removing unused files. simont 7687d 09h /8051/tags/rel_2/
169 remove unused files. simont 7687d 09h /8051/tags/rel_2/
168 modify program list. simont 7687d 10h /8051/tags/rel_2/
167 add readmem for ea. simont 7690d 15h /8051/tags/rel_2/
166 Change test monitor from ports to external data memory. simont 7691d 08h /8051/tags/rel_2/
165 remove dumpvars. simont 7691d 13h /8051/tags/rel_2/
164 initial inport. simont 7691d 13h /8051/tags/rel_2/
163 initial inport simont 7691d 14h /8051/tags/rel_2/
162 initial inport. simont 7691d 14h /8051/tags/rel_2/
161 fix file names. simont 7691d 14h /8051/tags/rel_2/
160 initial inport. simont 7691d 14h /8051/tags/rel_2/
159 initial inport. simont 7691d 14h /8051/tags/rel_2/
158 fix bug. simont 7691d 14h /8051/tags/rel_2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.