OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] - Rev 177

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
177 Fix bug in case of writing and reading from same address. simont 7666d 23h /8051/tags/rel_2/
176 ram modules added. simont 7667d 01h /8051/tags/rel_2/
175 initial inport. simont 7667d 01h /8051/tags/rel_2/
174 ram modules added. simont 7667d 01h /8051/tags/rel_2/
173 simualtion `ifdef added simont 7667d 01h /8051/tags/rel_2/
172 BIST signals added. simont 7670d 00h /8051/tags/rel_2/
171 fix bug in DA operation. simont 7677d 22h /8051/tags/rel_2/
170 removing unused files. simont 7677d 22h /8051/tags/rel_2/
169 remove unused files. simont 7677d 22h /8051/tags/rel_2/
168 modify program list. simont 7677d 23h /8051/tags/rel_2/
167 add readmem for ea. simont 7681d 04h /8051/tags/rel_2/
166 Change test monitor from ports to external data memory. simont 7681d 22h /8051/tags/rel_2/
165 remove dumpvars. simont 7682d 02h /8051/tags/rel_2/
164 initial inport. simont 7682d 03h /8051/tags/rel_2/
163 initial inport simont 7682d 03h /8051/tags/rel_2/
162 initial inport. simont 7682d 03h /8051/tags/rel_2/
161 fix file names. simont 7682d 03h /8051/tags/rel_2/
160 initial inport. simont 7682d 03h /8051/tags/rel_2/
159 initial inport. simont 7682d 03h /8051/tags/rel_2/
158 fix bug. simont 7682d 04h /8051/tags/rel_2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.