OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 add instruction cache and DELAY parameters for external ram, rom simont 7933d 04h /8051/tags/rel_2/
67 add parameters for instruction cache simont 7933d 04h /8051/tags/rel_2/
66 added xrom_test simont 7934d 01h /8051/tags/rel_2/
65 add oc8051_icache and oc8051_cache_ram simont 7934d 01h /8051/tags/rel_2/
64 signal es_int=1'b0 simont 7934d 01h /8051/tags/rel_2/
63 initial import simont 7934d 01h /8051/tags/rel_2/
62 fix bugs in instruction interface simont 7934d 01h /8051/tags/rel_2/
61 fix bug simont 7935d 03h /8051/tags/rel_2/
60 initial inport simont 7936d 04h /8051/tags/rel_2/
59 add external rom simont 7939d 23h /8051/tags/rel_2/
58 add external rom testing simont 7939d 23h /8051/tags/rel_2/
57 add module oc8051_xrom simont 7939d 23h /8051/tags/rel_2/
56 initial CVS input simont 7939d 23h /8051/tags/rel_2/
55 added parameter DELAY simont 7939d 23h /8051/tags/rel_2/
54 cahnge interface to instruction rom simont 7939d 23h /8051/tags/rel_2/
53 initial CVS inport simont 7939d 23h /8051/tags/rel_2/
52 fix bugs simont 7939d 23h /8051/tags/rel_2/
51 fix bugs simont 7942d 04h /8051/tags/rel_2/
50 fix bugs simont 7942d 05h /8051/tags/rel_2/
49 verification added simont 7949d 04h /8051/tags/rel_2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.