URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [bench/] - Rev 164

Rev	Log message	Author	Age	Path
164	initial inport.	simont	7689d 07h	/8051/tags/rel_2/bench/
163	initial inport	simont	7689d 07h	/8051/tags/rel_2/bench/
157	change data output.	simont	7689d 08h	/8051/tags/rel_2/bench/
156	add FREQ paremeter.	simont	7689d 08h	/8051/tags/rel_2/bench/
155	add aditional tests.	simont	7689d 08h	/8051/tags/rel_2/bench/
130	prepared programs for new timing.	simont	7730d 02h	/8051/tags/rel_2/bench/
129	updated...	simont	7730d 02h	/8051/tags/rel_2/bench/
125	update, add prescaler, rclk, tclk.	simont	7739d 09h	/8051/tags/rel_2/bench/
124	add support for external rom from xilinx ramb4	simont	7739d 09h	/8051/tags/rel_2/bench/
120	defines for pherypherals added	simont	7745d 06h	/8051/tags/rel_2/bench/
111	Remove instruction cache and wb_interface	simont	7752d 00h	/8051/tags/rel_2/bench/
103	rename signals	simont	7753d 04h	/8051/tags/rel_2/bench/
97	initial inport	simont	7753d 07h	/8051/tags/rel_2/bench/
96	initial import	simont	7753d 07h	/8051/tags/rel_2/bench/
84	remove wb_bus_mon	simont	7832d 04h	/8051/tags/rel_2/bench/
74	add module oc8051_wb_iinterface	simont	7909d 02h	/8051/tags/rel_2/bench/
68	add instruction cache and DELAY parameters for external ram, rom	simont	7913d 05h	/8051/tags/rel_2/bench/
59	add external rom	simont	7920d 00h	/8051/tags/rel_2/bench/
46	prepared header	simont	7937d 01h	/8051/tags/rel_2/bench/
37	added signals ack, stb and cyc	simont	7964d 04h	/8051/tags/rel_2/bench/