URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [rtl/] - Rev 142

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
142	optimize state machine.	simont	7732d 21h	/8051/tags/rel_2/rtl/
141	remove define OC8051_AS2_PCL, chane signal src_sel2 to 2 bit wide.	simont	7732d 22h	/8051/tags/rel_2/rtl/
140	cahnge assigment to pc_wait (remove istb_o)	simont	7732d 22h	/8051/tags/rel_2/rtl/
139	add aditional alu destination to solve critical path.	simont	7733d 16h	/8051/tags/rel_2/rtl/
138	Change buffering to save one clock per instruction.	simont	7733d 16h	/8051/tags/rel_2/rtl/
137	change to fit xrom.	simont	7733d 21h	/8051/tags/rel_2/rtl/
136	registering outputs.	simont	7733d 21h	/8051/tags/rel_2/rtl/
135	prepared start of receiving if ren is not active.	simont	7739d 20h	/8051/tags/rel_2/rtl/
134	fix bug in case execution of two data dependent instructions.	simont	7739d 20h	/8051/tags/rel_2/rtl/
133	fix bug in substraction.	simont	7739d 23h	/8051/tags/rel_2/rtl/
132	change branch instruction execution (reduse needed clock periods).	simont	7743d 15h	/8051/tags/rel_2/rtl/
128	chance idat_ir to 24 bit wide	simont	7752d 22h	/8051/tags/rel_2/rtl/
127	fix bug (cyc_o and stb_o)	simont	7752d 22h	/8051/tags/rel_2/rtl/
126	define OC8051_XILINX_RAMB added	simont	7752d 22h	/8051/tags/rel_2/rtl/
123	fiz bug iv pcs operation.	simont	7754d 17h	/8051/tags/rel_2/rtl/
122	deifne OC8051_ROM added	simont	7757d 22h	/8051/tags/rel_2/rtl/
121	Change pc add value from 23'h to 16'h	simont	7757d 22h	/8051/tags/rel_2/rtl/
120	defines for pherypherals added	simont	7758d 19h	/8051/tags/rel_2/rtl/
119	remove signal sbuf_txd [12:11]	simont	7758d 23h	/8051/tags/rel_2/rtl/
118	change wr_sft to 2 bit wire.	simont	7759d 15h	/8051/tags/rel_2/rtl/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [rtl/] - Rev 142

Filtering Options