OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [rtl/] - Rev 75

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
75 initial import simont 7950d 18h /8051/tags/rel_2/rtl/
73 initial import simont 7958d 18h /8051/tags/rel_2/rtl/
72 fix bug in interface to external data ram simont 7958d 20h /8051/tags/rel_2/rtl/
67 add parameters for instruction cache simont 7962d 21h /8051/tags/rel_2/rtl/
62 fix bugs in instruction interface simont 7963d 18h /8051/tags/rel_2/rtl/
54 cahnge interface to instruction rom simont 7969d 16h /8051/tags/rel_2/rtl/
47 remove unused files simont 7986d 17h /8051/tags/rel_2/rtl/
46 prepared header simont 7986d 17h /8051/tags/rel_2/rtl/
45 prepared header simont 7986d 18h /8051/tags/rel_2/rtl/
44 prepared header simont 7986d 18h /8051/tags/rel_2/rtl/
41 remove unused files simont 7986d 20h /8051/tags/rel_2/rtl/
40 added sigals for interacting with external ram simont 8006d 21h /8051/tags/rel_2/rtl/
38 fix some bugs simont 8013d 20h /8051/tags/rel_2/rtl/
37 added signals ack, stb and cyc simont 8013d 20h /8051/tags/rel_2/rtl/
36 fix bugs in mode 0 simont 8013d 20h /8051/tags/rel_2/rtl/
32 overflow repaired simont 8015d 00h /8051/tags/rel_2/rtl/
31 fix some bugs simont 8021d 17h /8051/tags/rel_2/rtl/
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 8024d 23h /8051/tags/rel_2/rtl/
29 fix some bugs simont 8025d 00h /8051/tags/rel_2/rtl/
28 remove syn signal simont 8025d 00h /8051/tags/rel_2/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.