OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] - Rev 102

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
102 raname signals. simont 7759d 06h /8051/trunk/
101 initial inport simont 7759d 09h /8051/trunk/
100 use \ simont 7759d 09h /8051/trunk/
99 change directory structure simont 7759d 09h /8051/trunk/
98 move to rtl/verilog simont 7759d 09h /8051/trunk/
97 initial inport simont 7759d 09h /8051/trunk/
96 initial import simont 7759d 09h /8051/trunk/
95 updating... simont 7759d 10h /8051/trunk/
94 fix bug. simont 7759d 10h /8051/trunk/
93 OC8051_XILINX_RAM added simont 7759d 10h /8051/trunk/
92 initial inport simont 7759d 10h /8051/trunk/
91 *** empty log message *** simont 7759d 10h /8051/trunk/
90 change module name. simont 7764d 03h /8051/trunk/
89 Replaced oc8051_ram by generic_dpram. rherveille 7825d 07h /8051/trunk/
88 fix bugs simont 7830d 07h /8051/trunk/
87 add include oc8051_defines.v simont 7830d 07h /8051/trunk/
86 initial input simont 7830d 07h /8051/trunk/
85 prepare bugs simont 7830d 07h /8051/trunk/
84 remove wb_bus_mon simont 7838d 06h /8051/trunk/
83 replace some modules simont 7838d 06h /8051/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.