OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] - Rev 160

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
160 initial inport. simont 7681d 21h /8051/trunk/
159 initial inport. simont 7681d 21h /8051/trunk/
158 fix bug. simont 7681d 21h /8051/trunk/
157 change data output. simont 7681d 21h /8051/trunk/
156 add FREQ paremeter. simont 7681d 21h /8051/trunk/
155 add aditional tests. simont 7681d 21h /8051/trunk/
154 File name fixed. simont 7682d 16h /8051/trunk/
153 `ifdef added. simont 7683d 15h /8051/trunk/
152 sub_result output added. simont 7683d 15h /8051/trunk/
151 remove pc_r register. simont 7683d 15h /8051/trunk/
150 fix some bugs. simont 7683d 15h /8051/trunk/
149 pipelined acces to axternal instruction interface added. simont 7683d 15h /8051/trunk/
148 include "8051_defines" added. simont 7683d 16h /8051/trunk/
146 fix bug in movc intruction. simont 7705d 16h /8051/trunk/
145 fix bug in case of sequence of inc dptr instrucitons. simont 7710d 20h /8051/trunk/
144 chsnge comp.des to des1 simont 7710d 20h /8051/trunk/
143 add wire sub_result, conect it to des_acc and des1. simont 7710d 20h /8051/trunk/
142 optimize state machine. simont 7711d 21h /8051/trunk/
141 remove define OC8051_AS2_PCL, chane signal src_sel2 to 2 bit wide. simont 7711d 23h /8051/trunk/
140 cahnge assigment to pc_wait (remove istb_o) simont 7711d 23h /8051/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.