OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] - Rev 185

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
185 root 5626d 15h /8051/trunk/
184 initial inport. simont 7691d 20h /8051/trunk/
181 Simulation reports added. simont 7705d 08h /8051/trunk/
179 add /* synopsys xx_case */ to case statments. simont 7705d 09h /8051/trunk/
178 x replaced with 0. simont 7705d 11h /8051/trunk/
177 Fix bug in case of writing and reading from same address. simont 7716d 14h /8051/trunk/
176 ram modules added. simont 7716d 16h /8051/trunk/
175 initial inport. simont 7716d 16h /8051/trunk/
174 ram modules added. simont 7716d 16h /8051/trunk/
173 simualtion `ifdef added simont 7716d 16h /8051/trunk/
172 BIST signals added. simont 7719d 15h /8051/trunk/
171 fix bug in DA operation. simont 7727d 13h /8051/trunk/
170 removing unused files. simont 7727d 13h /8051/trunk/
169 remove unused files. simont 7727d 13h /8051/trunk/
168 modify program list. simont 7727d 14h /8051/trunk/
167 add readmem for ea. simont 7730d 19h /8051/trunk/
166 Change test monitor from ports to external data memory. simont 7731d 12h /8051/trunk/
165 remove dumpvars. simont 7731d 17h /8051/trunk/
164 initial inport. simont 7731d 17h /8051/trunk/
163 initial inport simont 7731d 17h /8051/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.