OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] - Rev 39

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
39 added signals ack, stb and cyc simont 7982d 09h /8051/trunk/
38 fix some bugs simont 7982d 09h /8051/trunk/
37 added signals ack, stb and cyc simont 7982d 09h /8051/trunk/
36 fix bugs in mode 0 simont 7982d 09h /8051/trunk/
35 design docunemt simont 7983d 07h /8051/trunk/
34 specification docunemt simont 7983d 07h /8051/trunk/
33 fix some bugs simont 7983d 13h /8051/trunk/
32 overflow repaired simont 7983d 13h /8051/trunk/
31 fix some bugs simont 7990d 05h /8051/trunk/
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 7993d 12h /8051/trunk/
29 fix some bugs simont 7993d 13h /8051/trunk/
28 remove syn signal simont 7993d 13h /8051/trunk/
27 fix some bugs simont 7993d 13h /8051/trunk/
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 7993d 15h /8051/trunk/
25 divider and multiplier pass test markom 7994d 09h /8051/trunk/
24 intensively tests all instructions markom 7994d 14h /8051/trunk/
23 mul & div use 4 clocks simont 7995d 05h /8051/trunk/
22 fix some bugs simont 7995d 05h /8051/trunk/
21 mul bug fixed markom 7995d 10h /8051/trunk/
20 multiplier and divider changed so they complete in 4 cycles markom 7995d 12h /8051/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.