OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] - Rev 93

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
93 OC8051_XILINX_RAM added simont 7797d 12h /8051/trunk/
92 initial inport simont 7797d 12h /8051/trunk/
91 *** empty log message *** simont 7797d 12h /8051/trunk/
90 change module name. simont 7802d 06h /8051/trunk/
89 Replaced oc8051_ram by generic_dpram. rherveille 7863d 09h /8051/trunk/
88 fix bugs simont 7868d 09h /8051/trunk/
87 add include oc8051_defines.v simont 7868d 09h /8051/trunk/
86 initial input simont 7868d 10h /8051/trunk/
85 prepare bugs simont 7868d 10h /8051/trunk/
84 remove wb_bus_mon simont 7876d 09h /8051/trunk/
83 replace some modules simont 7876d 09h /8051/trunk/
82 replace some modules simont 7876d 09h /8051/trunk/
81 initial import simont 7876d 09h /8051/trunk/
80 removing unused modules simont 7876d 09h /8051/trunk/
79 initial import simont 7876d 09h /8051/trunk/
78 alu with registered outputs simont 7936d 09h /8051/trunk/
77 substitute modules oc8051_ram_wr_sel and oc8051ram_rd_sel with oc8051_ram_addr_sel simont 7945d 06h /8051/trunk/
76 add module oc8051_sfr, 256 bytes internal ram simont 7945d 06h /8051/trunk/
75 initial import simont 7945d 06h /8051/trunk/
74 add module oc8051_wb_iinterface simont 7953d 07h /8051/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.