OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] [bench/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 add instruction cache and DELAY parameters for external ram, rom simont 7957d 12h /8051/trunk/bench/
59 add external rom simont 7964d 07h /8051/trunk/bench/
46 prepared header simont 7981d 08h /8051/trunk/bench/
37 added signals ack, stb and cyc simont 8008d 10h /8051/trunk/bench/
4 Code repaired to satisfy the linter; testbech fails markom 8028d 14h /8051/trunk/bench/
2 Initial CVS import simont 8044d 12h /8051/trunk/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.