OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] [bench/] - Rev 84

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
84 remove wb_bus_mon simont 7849d 20h /8051/trunk/bench/
74 add module oc8051_wb_iinterface simont 7926d 18h /8051/trunk/bench/
68 add instruction cache and DELAY parameters for external ram, rom simont 7930d 21h /8051/trunk/bench/
59 add external rom simont 7937d 16h /8051/trunk/bench/
46 prepared header simont 7954d 17h /8051/trunk/bench/
37 added signals ack, stb and cyc simont 7981d 20h /8051/trunk/bench/
4 Code repaired to satisfy the linter; testbech fails markom 8002d 00h /8051/trunk/bench/
2 Initial CVS import simont 8017d 21h /8051/trunk/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.