OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [trunk/] [rtl/] - Rev 29

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
29 fix some bugs simont 7970d 02h /8051/trunk/rtl/
28 remove syn signal simont 7970d 03h /8051/trunk/rtl/
27 fix some bugs simont 7970d 03h /8051/trunk/rtl/
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 7970d 05h /8051/trunk/rtl/
25 divider and multiplier pass test markom 7970d 23h /8051/trunk/rtl/
23 mul & div use 4 clocks simont 7971d 18h /8051/trunk/rtl/
22 fix some bugs simont 7971d 18h /8051/trunk/rtl/
21 mul bug fixed markom 7972d 00h /8051/trunk/rtl/
20 multiplier and divider changed so they complete in 4 cycles markom 7972d 02h /8051/trunk/rtl/
19 combinatorial loop removed simont 7972d 19h /8051/trunk/rtl/
17 fix some bugs simont 7976d 00h /8051/trunk/rtl/
16 inputs ram and op2 removed simont 7976d 00h /8051/trunk/rtl/
15 commbinatorial loop removed simont 7976d 00h /8051/trunk/rtl/
13 some bug fix simont 7976d 22h /8051/trunk/rtl/
12 des1_r in alu port list simont 7976d 22h /8051/trunk/rtl/
11 des2_r removed simont 7976d 22h /8051/trunk/rtl/
10 % replaced with ^ in uart; some minor improvements markom 7977d 04h /8051/trunk/rtl/
9 removed unused compare states markom 7978d 21h /8051/trunk/rtl/
8 some IDS optimizations markom 7978d 21h /8051/trunk/rtl/
7 immediate1 & immediate2 registers moved to oc8051_immediate_sel markom 7978d 23h /8051/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.