OpenCores
URL https://opencores.org/ocsvn/RISCMCU/RISCMCU/trunk

Subversion Repositories RISCMCU

[/] [RISCMCU/] [trunk/] [vhdl/] - Rev 30

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 New directory structure. root 5578d 01h /RISCMCU/trunk/vhdl/
24 refer to counter.asm and counter.lst in the asm directory yapzihe 8015d 23h /trunk/vhdl/
20 a simple demo program that output 3, 2, 1 to port b, c and d with different way. yapzihe 8016d 00h /trunk/vhdl/
19 1. Remove the use of frequency divider
2. Uses the same external interrupt pin and timer external clock source pin as AT90S1200
3. Adds some comments to each module instantation.
yapzihe 8017d 20h /trunk/vhdl/
8 move all the VHDL files to here from 'RISCMCU' directory yapzihe 8032d 22h /trunk/vhdl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.