OpenCores
URL https://opencores.org/ocsvn/ac97/ac97/trunk

Subversion Repositories ac97

[/] [ac97/] [trunk/] [rtl/] [verilog/] - Rev 20

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 root 5497d 15h /ac97/trunk/rtl/verilog/
17 New directory structure. root 5553d 19h /ac97/trunk/rtl/verilog/
16 Fixed a bug in the IN-FIFO - 18 bit samples where not alligned correctly. rudi 7861d 13h /ac97/trunk/rtl/verilog/
14 Fixed a bug reported by Igor. Apparently this bug only shows up when
the WB clock is very low (2x bit_clk). Updated Copyright header.
rudi 7917d 23h /ac97/trunk/rtl/verilog/
12 - Added defines to select fifo depth between 4, 8 and 16 entries. rudi 8110d 03h /ac97/trunk/rtl/verilog/
10 - Fixed the order of the thrash hold bits to match the spec.
- Many minor synthesis cleanup items ...
rudi 8116d 01h /ac97/trunk/rtl/verilog/
6 - Removed RTY_O output.
- Added Clock and Reset Inputs to documentation.
- Changed IO names to be more clear.
- Uniquifyed define names to be core specific.
rudi 8322d 22h /ac97/trunk/rtl/verilog/
4 - Changed to new directory structure rudi 8329d 23h /ac97/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.