OpenCores
URL https://opencores.org/ocsvn/adv_debug_sys/adv_debug_sys/trunk

Subversion Repositories adv_debug_sys

[/] [adv_debug_sys/] [trunk/] [Hardware/] [adv_dbg_if/] [rtl/] - Rev 69

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 Removed #1 delays from tap core, changed DOS line breaks to UNIX. nyawn 4520d 20h /adv_debug_sys/trunk/Hardware/adv_dbg_if/rtl/
51 Added support for hardware watchpoints, including a hardware patch for the OR1200v1, changes to adv_jtag_bridge, and a GUI client program. Added a new top-level Patches directory for patches for third-party code. Added FreeBSD support to adv_jtag_bridge (contributed by Wojciech Koszek). nyawn 5027d 18h /adv_debug_sys/trunk/Hardware/adv_dbg_if/rtl/
42 Added (experimental) Actel UJTAG TAP core. Added JTAG serial port feature to debug hardware core and JTAG bridge program. Added more speedups for USB JTAG cables to bridge program - USB-Blaster users should now see ~30k/sec upload speeds. Updated documentation. nyawn 5181d 04h /adv_debug_sys/trunk/Hardware/adv_dbg_if/rtl/
32 Added a hi-speed mode via a change in protocol in the adv_dbg_if core. This should provide an order-of-magnitude speed improvement for some USB JTAG cables. Updated adv_jtag_bridge to match. Updated adv_dbg_if testbenches. Updated documents to reflect the new hi-speed mode. Added alternate USB-Blaster driver based on libftdi, donated by Xianfeng Zeng. Various bugfixes. nyawn 5253d 21h /adv_debug_sys/trunk/Hardware/adv_dbg_if/rtl/
8 Moved sub-modules to the correct subdirectories. nyawn 5497d 21h /adv_debug_sys/trunk/Hardware/adv_dbg_if/rtl/
3 HDL cores which make up the hardware portion of the Advanced Debug System. nyawn 5497d 21h /adv_debug_sys/trunk/adv_dbg_if/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.