OpenCores
URL https://opencores.org/ocsvn/adv_debug_sys/adv_debug_sys/trunk

Subversion Repositories adv_debug_sys

[/] [adv_debug_sys/] [trunk/] [Software/] [adv_jtag_bridge/] [sim_rtl/] - Rev 59

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 Autotools support. High-speed DLC9 support. Non-priviledged parallel
port access. Altera ByteBlasterII support. Bugfixes and minor speed
improvements.
nyawn 4537d 23h /adv_debug_sys/trunk/Software/adv_jtag_bridge/sim_rtl/
32 Added a hi-speed mode via a change in protocol in the adv_dbg_if core. This should provide an order-of-magnitude speed improvement for some USB JTAG cables. Updated adv_jtag_bridge to match. Updated adv_dbg_if testbenches. Updated documents to reflect the new hi-speed mode. Added alternate USB-Blaster driver based on libftdi, donated by Xianfeng Zeng. Various bugfixes. nyawn 5248d 22h /adv_debug_sys/trunk/Software/adv_jtag_bridge/sim_rtl/
8 Moved sub-modules to the correct subdirectories. nyawn 5492d 22h /adv_debug_sys/trunk/Software/adv_jtag_bridge/sim_rtl/
4 Software utilities for use with the Advanced Debug System. nyawn 5492d 22h /adv_debug_sys/trunk/adv_jtag_bridge/sim_rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.