OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [AEMB2_712/] [rtl/] - Rev 53

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
53 Added GET/PUT support through a FSL bus. sybreon 6188d 01h /aemb/branches/AEMB2_712/rtl/
51 Fixed data WISHBONE arbitration problem (reported by J Lee). sybreon 6189d 04h /aemb/branches/AEMB2_712/rtl/
50 Parameterised optional components. sybreon 6189d 08h /aemb/branches/AEMB2_712/rtl/
48 Fixed spurious interrupt latching during long bus cycles (spotted by J Lee). sybreon 6193d 17h /aemb/branches/AEMB2_712/rtl/
45 Minor code cleanup. sybreon 6194d 13h /aemb/branches/AEMB2_712/rtl/
44 Added better (beta) interrupt support.
Changed MSR_IE to disabled at reset as per MB docs.		 sybreon 6195d 03h /aemb/branches/AEMB2_712/rtl/
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.		 sybreon 6195d 19h /aemb/branches/AEMB2_712/rtl/
39 Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus. sybreon 6206d 03h /aemb/branches/AEMB2_712/rtl/
38 Added interrupt support. sybreon 6351d 03h /aemb/branches/AEMB2_712/rtl/
36 Removed asynchronous reset signal. sybreon 6364d 13h /aemb/branches/AEMB2_712/rtl/
35 Added async BRA/DLY signals for future clock, reset, and interrupt features. sybreon 6365d 09h /aemb/branches/AEMB2_712/rtl/
34 Corrected speed issues after rev 1.9 update. sybreon 6365d 23h /aemb/branches/AEMB2_712/rtl/
33 Fixed minor data hazard bug spotted by Matt Ettus. sybreon 6381d 06h /aemb/branches/AEMB2_712/rtl/
31 Removed byte acrobatics. sybreon 6381d 06h /aemb/branches/AEMB2_712/rtl/
28 Fixed simulation bug. sybreon 6384d 07h /aemb/branches/AEMB2_712/rtl/
27 Removed some unnecessary bubble control. sybreon 6384d 18h /aemb/branches/AEMB2_712/rtl/
26 Fixed minor synthesis bug. sybreon 6384d 18h /aemb/branches/AEMB2_712/rtl/
25 Added code documentation.
Improved size & speed of rtl/verilog/aeMB_aslu.v		 sybreon 6384d 22h /aemb/branches/AEMB2_712/rtl/
24 Made minor performance optimisations. sybreon 6385d 07h /aemb/branches/AEMB2_712/rtl/
23 Fixed minor simulation bug. sybreon 6385d 23h /aemb/branches/AEMB2_712/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.