OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [DEV_SYBREON/] - Rev 191

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
191 New directory structure. root 5572d 19h /aemb/branches/DEV_SYBREON/
115 This commit was manufactured by cvs2svn to create branch 'DEV_SYBREON'. 5904d 22h /branches/DEV_SYBREON/
114 changed MSR bits sybreon 5904d 22h /trunk/
113 initial checkin sybreon 5904d 22h /trunk/
112 *** empty log message *** sybreon 5904d 22h /trunk/
111 added static assert hack sybreon 5904d 22h /trunk/
110 added cache controls sybreon 5905d 01h /trunk/
109 added interrupt controls (may need to be factorised out) sybreon 5905d 02h /trunk/
108 changed semaphore case sybreon 5905d 02h /trunk/
107 Added new C++ files sybreon 5906d 18h /trunk/
106 Made code work with newlib's malloc(); sybreon 5975d 19h /trunk/
105 Patch interrupt bug. sybreon 5986d 13h /trunk/
104 Uses multiplier + barrel shifter as default. sybreon 5987d 21h /trunk/
103 Patched problem where memory access followed by dual cycle instructions were not stalling correctly (submitted by M. Ettus) sybreon 5987d 22h /trunk/
102 Fix MTS during interrupt vectoring bug (reported by M. Ettus). sybreon 5987d 22h /trunk/
101 Made multiplier pause with pipeline sybreon 5997d 18h /trunk/
100 multiplier issues sybreon 5997d 18h /trunk/
99 Minor cleanup sybreon 6009d 13h /trunk/
98 Minor typo sybreon 6009d 16h /trunk/
97 Added malloc() test sybreon 6009d 16h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.