OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [DEV_SYBREON/] [rtl/] [verilog/] - Rev 39

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
39 Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus. sybreon 6130d 02h /aemb/branches/DEV_SYBREON/rtl/verilog/
38 Added interrupt support. sybreon 6275d 02h /aemb/branches/DEV_SYBREON/rtl/verilog/
36 Removed asynchronous reset signal. sybreon 6288d 12h /aemb/branches/DEV_SYBREON/rtl/verilog/
35 Added async BRA/DLY signals for future clock, reset, and interrupt features. sybreon 6289d 08h /aemb/branches/DEV_SYBREON/rtl/verilog/
34 Corrected speed issues after rev 1.9 update. sybreon 6289d 22h /aemb/branches/DEV_SYBREON/rtl/verilog/
33 Fixed minor data hazard bug spotted by Matt Ettus. sybreon 6305d 05h /aemb/branches/DEV_SYBREON/rtl/verilog/
31 Removed byte acrobatics. sybreon 6305d 05h /aemb/branches/DEV_SYBREON/rtl/verilog/
28 Fixed simulation bug. sybreon 6308d 06h /aemb/branches/DEV_SYBREON/rtl/verilog/
27 Removed some unnecessary bubble control. sybreon 6308d 17h /aemb/branches/DEV_SYBREON/rtl/verilog/
26 Fixed minor synthesis bug. sybreon 6308d 17h /aemb/branches/DEV_SYBREON/rtl/verilog/
25 Added code documentation.
Improved size & speed of rtl/verilog/aeMB_aslu.v		 sybreon 6308d 21h /aemb/branches/DEV_SYBREON/rtl/verilog/
24 Made minor performance optimisations. sybreon 6309d 07h /aemb/branches/DEV_SYBREON/rtl/verilog/
23 Fixed minor simulation bug. sybreon 6309d 22h /aemb/branches/DEV_SYBREON/rtl/verilog/
22 Added support for 8-bit and 16-bit data types. sybreon 6309d 23h /aemb/branches/DEV_SYBREON/rtl/verilog/
19 Added initial unified memory core. sybreon 6322d 08h /aemb/branches/DEV_SYBREON/rtl/verilog/
18 Moved testbench into /sim/verilog.
Simulation cleanups.		 sybreon 6323d 01h /aemb/branches/DEV_SYBREON/rtl/verilog/
17 Cosmetic changes sybreon 6324d 05h /aemb/branches/DEV_SYBREON/rtl/verilog/
16 Added pipeline stalling from incomplete bus cycles.
Separated sync and async portions of code.		 sybreon 6324d 17h /aemb/branches/DEV_SYBREON/rtl/verilog/
14 Added initial interrupt/exception support. sybreon 6331d 07h /aemb/branches/DEV_SYBREON/rtl/verilog/
11 Removed unused signals sybreon 6331d 15h /aemb/branches/DEV_SYBREON/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.