OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [tags/] [AEMB_711/] [rtl/] - Rev 48

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
48 Fixed spurious interrupt latching during long bus cycles (spotted by J Lee). sybreon 6099d 18h /aemb/tags/AEMB_711/rtl/
45 Minor code cleanup. sybreon 6100d 15h /aemb/tags/AEMB_711/rtl/
44 Added better (beta) interrupt support.
Changed MSR_IE to disabled at reset as per MB docs.		 sybreon 6101d 04h /aemb/tags/AEMB_711/rtl/
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.		 sybreon 6101d 20h /aemb/tags/AEMB_711/rtl/
39 Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus. sybreon 6112d 04h /aemb/tags/AEMB_711/rtl/
38 Added interrupt support. sybreon 6257d 05h /aemb/tags/AEMB_711/rtl/
36 Removed asynchronous reset signal. sybreon 6270d 15h /aemb/tags/AEMB_711/rtl/
35 Added async BRA/DLY signals for future clock, reset, and interrupt features. sybreon 6271d 11h /aemb/tags/AEMB_711/rtl/
34 Corrected speed issues after rev 1.9 update. sybreon 6272d 01h /aemb/tags/AEMB_711/rtl/
33 Fixed minor data hazard bug spotted by Matt Ettus. sybreon 6287d 08h /aemb/tags/AEMB_711/rtl/
31 Removed byte acrobatics. sybreon 6287d 08h /aemb/tags/AEMB_711/rtl/
28 Fixed simulation bug. sybreon 6290d 08h /aemb/tags/AEMB_711/rtl/
27 Removed some unnecessary bubble control. sybreon 6290d 19h /aemb/tags/AEMB_711/rtl/
26 Fixed minor synthesis bug. sybreon 6290d 19h /aemb/tags/AEMB_711/rtl/
25 Added code documentation.
Improved size & speed of rtl/verilog/aeMB_aslu.v		 sybreon 6290d 23h /aemb/tags/AEMB_711/rtl/
24 Made minor performance optimisations. sybreon 6291d 09h /aemb/tags/AEMB_711/rtl/
23 Fixed minor simulation bug. sybreon 6292d 01h /aemb/tags/AEMB_711/rtl/
22 Added support for 8-bit and 16-bit data types. sybreon 6292d 01h /aemb/tags/AEMB_711/rtl/
19 Added initial unified memory core. sybreon 6304d 11h /aemb/tags/AEMB_711/rtl/
18 Moved testbench into /sim/verilog.
Simulation cleanups.		 sybreon 6305d 03h /aemb/tags/AEMB_711/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.