OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [tags/] [AEMB_7_05/] [rtl/] - Rev 16

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 Added pipeline stalling from incomplete bus cycles.
Separated sync and async portions of code.
sybreon 6361d 23h /aemb/tags/AEMB_7_05/rtl/
14 Added initial interrupt/exception support. sybreon 6368d 13h /aemb/tags/AEMB_7_05/rtl/
11 Removed unused signals sybreon 6368d 21h /aemb/tags/AEMB_7_05/rtl/
10 Fixed minor bugs sybreon 6368d 21h /aemb/tags/AEMB_7_05/rtl/
9 Extended testbench code sybreon 6368d 21h /aemb/tags/AEMB_7_05/rtl/
8 Fixed memory read-write data hazard sybreon 6368d 21h /aemb/tags/AEMB_7_05/rtl/
7 Added CMP instruction sybreon 6368d 21h /aemb/tags/AEMB_7_05/rtl/
5 Fixed endian correction issues on data bus. sybreon 6369d 12h /aemb/tags/AEMB_7_05/rtl/
4 Fixed a minor bug where RD is trashed by a STORE instruction. Spotted by Joon Lee. sybreon 6377d 15h /aemb/tags/AEMB_7_05/rtl/
3 initial import sybreon 6394d 09h /aemb/tags/AEMB_7_05/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.