OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [tags/] [AEMB_7_05/] [sim/] - Rev 22

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 Added support for 8-bit and 16-bit data types. sybreon 6347d 05h /aemb/tags/AEMB_7_05/sim/
19 Added initial unified memory core. sybreon 6359d 14h /aemb/tags/AEMB_7_05/sim/
18 Moved testbench into /sim/verilog.
Simulation cleanups.
sybreon 6360d 07h /aemb/tags/AEMB_7_05/sim/
15 Removed ROM file. Please generate it from the SW directory. sybreon 6368d 13h /aemb/tags/AEMB_7_05/sim/
13 Fibonacci rom sybreon 6368d 21h /aemb/tags/AEMB_7_05/sim/
2 initial import sybreon 6394d 09h /aemb/tags/AEMB_7_05/sim/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.