OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] - Rev 122

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
122 converted float representations to hex sybreon 5953d 16h /aemb/trunk/
121 Added C/C++ compatible #ifdef statements sybreon 5954d 11h /aemb/trunk/
120 Basic version with some features left out. sybreon 5954d 11h /aemb/trunk/
119 Initial import. sybreon 5954d 11h /aemb/trunk/
118 Initial import. sybreon 5957d 03h /aemb/trunk/
117 added a rendezvous function sybreon 5962d 13h /aemb/trunk/
116 Added malloc() lock and unlock routines sybreon 5962d 14h /aemb/trunk/
114 changed MSR bits sybreon 5963d 12h /aemb/trunk/
113 initial checkin sybreon 5963d 12h /aemb/trunk/
112 *** empty log message *** sybreon 5963d 12h /aemb/trunk/
111 added static assert hack sybreon 5963d 12h /aemb/trunk/
110 added cache controls sybreon 5963d 15h /aemb/trunk/
109 added interrupt controls (may need to be factorised out) sybreon 5963d 16h /aemb/trunk/
108 changed semaphore case sybreon 5963d 16h /aemb/trunk/
107 Added new C++ files sybreon 5965d 08h /aemb/trunk/
106 Made code work with newlib's malloc(); sybreon 6034d 08h /aemb/trunk/
105 Patch interrupt bug. sybreon 6045d 03h /aemb/trunk/
104 Uses multiplier + barrel shifter as default. sybreon 6046d 11h /aemb/trunk/
103 Patched problem where memory access followed by dual cycle instructions were not stalling correctly (submitted by M. Ettus) sybreon 6046d 12h /aemb/trunk/
102 Fix MTS during interrupt vectoring bug (reported by M. Ettus). sybreon 6046d 12h /aemb/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.