OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] - Rev 36

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
36 Removed asynchronous reset signal. sybreon 6297d 03h /aemb/trunk/
35 Added async BRA/DLY signals for future clock, reset, and interrupt features. sybreon 6298d 00h /aemb/trunk/
34 Corrected speed issues after rev 1.9 update. sybreon 6298d 14h /aemb/trunk/
33 Fixed minor data hazard bug spotted by Matt Ettus. sybreon 6313d 20h /aemb/trunk/
32 Modified compilation sequence. sybreon 6313d 20h /aemb/trunk/
31 Removed byte acrobatics. sybreon 6313d 21h /aemb/trunk/
30 Minor updates as sw/c/aeMB_testbench.c got updated. sybreon 6316d 21h /aemb/trunk/
29 Added code documentation.
Added new tests that test floating point, modulo arithmetic and multiplication/division.		 sybreon 6316d 21h /aemb/trunk/
28 Fixed simulation bug. sybreon 6316d 21h /aemb/trunk/
27 Removed some unnecessary bubble control. sybreon 6317d 08h /aemb/trunk/
26 Fixed minor synthesis bug. sybreon 6317d 08h /aemb/trunk/
25 Added code documentation.
Improved size & speed of rtl/verilog/aeMB_aslu.v		 sybreon 6317d 12h /aemb/trunk/
24 Made minor performance optimisations. sybreon 6317d 22h /aemb/trunk/
23 Fixed minor simulation bug. sybreon 6318d 14h /aemb/trunk/
22 Added support for 8-bit and 16-bit data types. sybreon 6318d 14h /aemb/trunk/
21 Added hierarchy block diagram. sybreon 6328d 20h /aemb/trunk/
20 Added basic documentation doc/aeMB_datasheet.pdf sybreon 6329d 10h /aemb/trunk/
19 Added initial unified memory core. sybreon 6330d 23h /aemb/trunk/
18 Moved testbench into /sim/verilog.
Simulation cleanups.		 sybreon 6331d 16h /aemb/trunk/
17 Cosmetic changes sybreon 6332d 20h /aemb/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.