OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] - Rev 60

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 Added interrupt test routine. sybreon 6150d 01h /aemb/trunk/
59 Added posedge/negedge bus interface.
Modified interrupt test system.		 sybreon 6150d 01h /aemb/trunk/
58 Updated simulation to also check BRI 0x00 instruction. sybreon 6151d 00h /aemb/trunk/
57 Updated documentation to EDK32 version. sybreon 6153d 01h /aemb/trunk/
56 Parameterised optional components into aeMB_xecu.v sybreon 6153d 23h /aemb/trunk/
55 Upgraded license to LGPLv3.
Significant performance optimisations.		 sybreon 6154d 07h /aemb/trunk/
54 Added some compilation optimisations. sybreon 6155d 02h /aemb/trunk/
53 Added GET/PUT support through a FSL bus. sybreon 6155d 02h /aemb/trunk/
52 Added log output to iverilog.log sybreon 6155d 02h /aemb/trunk/
51 Fixed data WISHBONE arbitration problem (reported by J Lee). sybreon 6156d 05h /aemb/trunk/
50 Parameterised optional components. sybreon 6156d 09h /aemb/trunk/
49 Added random seed for simulation. sybreon 6159d 12h /aemb/trunk/
48 Fixed spurious interrupt latching during long bus cycles (spotted by J Lee). sybreon 6160d 18h /aemb/trunk/
47 Added -msoft-float and -mxl-soft-div compiler flags. sybreon 6160d 18h /aemb/trunk/
46 Minor code cleanup. sybreon 6161d 15h /aemb/trunk/
45 Minor code cleanup. sybreon 6161d 15h /aemb/trunk/
44 Added better (beta) interrupt support.
Changed MSR_IE to disabled at reset as per MB docs.		 sybreon 6162d 04h /aemb/trunk/
43 Added interrupt simulation.
Changed "human readable" simulation output.		 sybreon 6162d 04h /aemb/trunk/
42 Enable MSR_IE with software. sybreon 6162d 05h /aemb/trunk/
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.		 sybreon 6162d 20h /aemb/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.