OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] - Rev 72

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
72 Minor code cleanup. sybreon 6097d 00h /aemb/trunk/
71 Old version deprecated. sybreon 6104d 02h /aemb/trunk/
70 Change interrupt to positive level triggered interrupts. sybreon 6105d 01h /aemb/trunk/
69 Removed unnecessary byte acrobatics with VMEM data. sybreon 6106d 22h /aemb/trunk/
68 Generate VMEM instead of HEX dumps of programme. sybreon 6106d 22h /aemb/trunk/
67 Minor simulation fixes. sybreon 6108d 21h /aemb/trunk/
66 Added fsl_tag_o to FSL bus (tag either address or data). sybreon 6110d 19h /aemb/trunk/
65 Fixed minor typo causing synthesis failure. sybreon 6112d 07h /aemb/trunk/
64 Fixed minor interrupt test typo. sybreon 6112d 17h /aemb/trunk/
63 Fixed interrupt signal synchronisation. sybreon 6112d 17h /aemb/trunk/
62 Fixed minor typo. sybreon 6112d 17h /aemb/trunk/
61 Changed interrupt handling system (reported by M. Ettus). sybreon 6112d 18h /aemb/trunk/
60 Added interrupt test routine. sybreon 6112d 18h /aemb/trunk/
59 Added posedge/negedge bus interface.
Modified interrupt test system.
sybreon 6112d 18h /aemb/trunk/
58 Updated simulation to also check BRI 0x00 instruction. sybreon 6113d 17h /aemb/trunk/
57 Updated documentation to EDK32 version. sybreon 6115d 18h /aemb/trunk/
56 Parameterised optional components into aeMB_xecu.v sybreon 6116d 16h /aemb/trunk/
55 Upgraded license to LGPLv3.
Significant performance optimisations.
sybreon 6117d 00h /aemb/trunk/
54 Added some compilation optimisations. sybreon 6117d 20h /aemb/trunk/
53 Added GET/PUT support through a FSL bus. sybreon 6117d 20h /aemb/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.