OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [sim/] - Rev 138

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
138 initial import sybreon 5936d 04h /aemb/trunk/sim/
98 Minor typo sybreon 6056d 01h /aemb/trunk/sim/
95 Abstracted simulation kernel (aeMB_sim) to split simulation models from synthesis models. sybreon 6061d 02h /aemb/trunk/sim/
92 Partitioned simulation model. sybreon 6066d 04h /aemb/trunk/sim/
79 Modified for AEMB2 sybreon 6073d 22h /aemb/trunk/sim/
73 Moved simulation kernel into code. sybreon 6084d 05h /aemb/trunk/sim/
71 Old version deprecated. sybreon 6091d 08h /aemb/trunk/sim/
69 Removed unnecessary byte acrobatics with VMEM data. sybreon 6094d 04h /aemb/trunk/sim/
67 Minor simulation fixes. sybreon 6096d 03h /aemb/trunk/sim/
59 Added posedge/negedge bus interface.
Modified interrupt test system.		 sybreon 6100d 00h /aemb/trunk/sim/
58 Updated simulation to also check BRI 0x00 instruction. sybreon 6100d 23h /aemb/trunk/sim/
53 Added GET/PUT support through a FSL bus. sybreon 6105d 02h /aemb/trunk/sim/
52 Added log output to iverilog.log sybreon 6105d 02h /aemb/trunk/sim/
50 Parameterised optional components. sybreon 6106d 08h /aemb/trunk/sim/
49 Added random seed for simulation. sybreon 6109d 12h /aemb/trunk/sim/
43 Added interrupt simulation.
Changed "human readable" simulation output.		 sybreon 6112d 03h /aemb/trunk/sim/
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.		 sybreon 6112d 19h /aemb/trunk/sim/
39 Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus. sybreon 6123d 03h /aemb/trunk/sim/
38 Added interrupt support. sybreon 6268d 04h /aemb/trunk/sim/
31 Removed byte acrobatics. sybreon 6298d 07h /aemb/trunk/sim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.