OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] - Rev 42

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 Added write buffer - fixes bug if wishbone writes takes multiple cycles to complete csantifort 4867d 23h /amber/
41 Added instructions on how to use Coregen to create the Spartan-6 DDR3 memory interface. csantifort 4869d 07h /amber/
40 Added wishbone bus jitter testing option.
Cleaned up waveform log .do files, now seperate files for a23 and a25 cores.
Added vmlinux executable elf file for running on hardware.
csantifort 4874d 00h /amber/
39 Added a second level of buffering to a25_wishbone_buf to fix a lockup
bug when write acks to not return immediately, and also to improve performance slightly
csantifort 4875d 00h /amber/
38 support 128-bit wishbone now used for a25 core csantifort 4876d 00h /amber/
37 128-bit wide boot memory module csantifort 4876d 23h /amber/
36 Changed boot_mem for the a25 system to be 128 bits wide to match the 128-bit wide wishbone bus csantifort 4876d 23h /amber/
35 Amber25 improvements:
Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times
Use a fast barrel shifter for shifts between 0 and 4 to improve timing
Use a 2 cycle full barrel shifter for complex shifts
csantifort 4878d 07h /amber/
34 Tweaked strcpy function to speed it up slightly csantifort 4879d 04h /amber/
33 Fixed bug in div assembly function. Handles negative numbers correctly.
Fixed bug in printf function, negative numbers now print correctly.
csantifort 4880d 00h /amber/
32 Added clock cycle counting register to test_module to support dhrystone performance measurement csantifort 4881d 00h /amber/
31 Added dhrystone benchmark test csantifort 4881d 00h /amber/
30 Bug fix - a write access was sometimes dropped when it was in a sequence of writes with variable wb_ack delays csantifort 4894d 07h /amber/
29 Use lgo command for saving waveforms in modelsim csantifort 4896d 00h /amber/
28 Moved function prototypes to .h file csantifort 4896d 01h /amber/
27 Got working with cadence nc simulator csantifort 4929d 08h /amber/
26 Added wish list csantifort 4934d 08h /amber/
25 Bug fix: boot-loader.mem became larger that the allowed 8k byte boot mem size.
Removed a struct in elfsplitter.c thats only used for debug - this reduced boot-loader.mem enough so that it fits again.
Tidy up: Removed a debug message from hw/tools/run.sh
csantifort 4936d 05h /amber/
24 Added instructions how to build Linux kernel from source files csantifort 4938d 05h /amber/
23 Split the source files list into a Vertex-6 only list and a Spartan-6 only list.
That way users don;t need to delete files from the list manually if they only have
a setup for one of the FPGA types.
csantifort 4938d 06h /amber/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.