OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] - Rev 46

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
46 svn ignore vmlinux.dis and vmlinux.mem csantifort 4733d 12h /amber/
45 Store vmlinux.mem and vmlinux.dis in compressed form csantifort 4733d 12h /amber/
44 Updated vmlinux image based on last change csantifort 4733d 12h /amber/
43 Added support for the flat executable file format to vmlinux, so that the hello-world program is correctly relocated when it is loaded at the end of the vmlinux test.
Changed the Virtex-5 clock configuration to use a 1200MHz VCO frequency and 80MHz system clock frequency.
csantifort 4733d 12h /amber/
42 Added write buffer - fixes bug if wishbone writes takes multiple cycles to complete csantifort 4751d 09h /amber/
41 Added instructions on how to use Coregen to create the Spartan-6 DDR3 memory interface. csantifort 4752d 17h /amber/
40 Added wishbone bus jitter testing option.
Cleaned up waveform log .do files, now seperate files for a23 and a25 cores.
Added vmlinux executable elf file for running on hardware.
csantifort 4757d 10h /amber/
39 Added a second level of buffering to a25_wishbone_buf to fix a lockup
bug when write acks to not return immediately, and also to improve performance slightly
csantifort 4758d 10h /amber/
38 support 128-bit wishbone now used for a25 core csantifort 4759d 10h /amber/
37 128-bit wide boot memory module csantifort 4760d 09h /amber/
36 Changed boot_mem for the a25 system to be 128 bits wide to match the 128-bit wide wishbone bus csantifort 4760d 09h /amber/
35 Amber25 improvements:
Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times
Use a fast barrel shifter for shifts between 0 and 4 to improve timing
Use a 2 cycle full barrel shifter for complex shifts
csantifort 4761d 17h /amber/
34 Tweaked strcpy function to speed it up slightly csantifort 4762d 14h /amber/
33 Fixed bug in div assembly function. Handles negative numbers correctly.
Fixed bug in printf function, negative numbers now print correctly.
csantifort 4763d 10h /amber/
32 Added clock cycle counting register to test_module to support dhrystone performance measurement csantifort 4764d 10h /amber/
31 Added dhrystone benchmark test csantifort 4764d 10h /amber/
30 Bug fix - a write access was sometimes dropped when it was in a sequence of writes with variable wb_ack delays csantifort 4777d 17h /amber/
29 Use lgo command for saving waveforms in modelsim csantifort 4779d 10h /amber/
28 Moved function prototypes to .h file csantifort 4779d 11h /amber/
27 Got working with cadence nc simulator csantifort 4812d 18h /amber/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.