OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] - Rev 49

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
49 Added a note n how to change timeouts csantifort 4706d 20h /amber/trunk/
48 Fixed a bug in linux that caused the os to not return to the running application after an interrupt.
Hello-world now runs stand-alone again.
Added initrd-200k-dhry, a disk image that uses the dhry program for init.
csantifort 4711d 02h /amber/trunk/
47 Changed V6 VCo from 1000Mhz to 1200 MHz csantifort 4730d 23h /amber/trunk/
46 svn ignore vmlinux.dis and vmlinux.mem csantifort 4738d 21h /amber/trunk/
45 Store vmlinux.mem and vmlinux.dis in compressed form csantifort 4738d 21h /amber/trunk/
44 Updated vmlinux image based on last change csantifort 4738d 22h /amber/trunk/
43 Added support for the flat executable file format to vmlinux, so that the hello-world program is correctly relocated when it is loaded at the end of the vmlinux test.
Changed the Virtex-5 clock configuration to use a 1200MHz VCO frequency and 80MHz system clock frequency.
csantifort 4738d 22h /amber/trunk/
42 Added write buffer - fixes bug if wishbone writes takes multiple cycles to complete csantifort 4756d 18h /amber/trunk/
41 Added instructions on how to use Coregen to create the Spartan-6 DDR3 memory interface. csantifort 4758d 03h /amber/trunk/
40 Added wishbone bus jitter testing option.
Cleaned up waveform log .do files, now seperate files for a23 and a25 cores.
Added vmlinux executable elf file for running on hardware.
csantifort 4762d 19h /amber/trunk/
39 Added a second level of buffering to a25_wishbone_buf to fix a lockup
bug when write acks to not return immediately, and also to improve performance slightly
csantifort 4763d 20h /amber/trunk/
38 support 128-bit wishbone now used for a25 core csantifort 4764d 20h /amber/trunk/
37 128-bit wide boot memory module csantifort 4765d 18h /amber/trunk/
36 Changed boot_mem for the a25 system to be 128 bits wide to match the 128-bit wide wishbone bus csantifort 4765d 19h /amber/trunk/
35 Amber25 improvements:
Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times
Use a fast barrel shifter for shifts between 0 and 4 to improve timing
Use a 2 cycle full barrel shifter for complex shifts
csantifort 4767d 02h /amber/trunk/
34 Tweaked strcpy function to speed it up slightly csantifort 4767d 23h /amber/trunk/
33 Fixed bug in div assembly function. Handles negative numbers correctly.
Fixed bug in printf function, negative numbers now print correctly.
csantifort 4768d 19h /amber/trunk/
32 Added clock cycle counting register to test_module to support dhrystone performance measurement csantifort 4769d 20h /amber/trunk/
31 Added dhrystone benchmark test csantifort 4769d 20h /amber/trunk/
30 Bug fix - a write access was sometimes dropped when it was in a sequence of writes with variable wb_ack delays csantifort 4783d 02h /amber/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.