OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] - Rev 13

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
13 Bug fix - added an extra state to the rx state machine to properly align
reading the uart input to the middle of each bit.
csantifort 4912d 14h /amber/trunk/hw/
12 Added INITIALIZE_TO_ZERO parameter to keep instantiation
idendical to generic sram models. The parameter is not used
in the Xilinx models (they always init to zero) but it used
in the generic models.
csantifort 4912d 14h /amber/trunk/hw/
11 Added vmlinux test. csantifort 4927d 14h /amber/trunk/hw/
10 Removed parameters for unused peruipheral modules csantifort 4928d 18h /amber/trunk/hw/
9 Change the format of mcr and mrc listings so they exactly match the dissasembly produced by the gnu tools.
Write ip instead of r12 in listings.
csantifort 4928d 18h /amber/trunk/hw/
8 Change the value in the ID register to be compatible with the Linux code that parses it and picks a processor type. csantifort 4928d 18h /amber/trunk/hw/
7 Added instructions to use Veritak simulator.
Removed some unused functions from memory_configuration.v.
csantifort 4937d 09h /amber/trunk/hw/
6 Set ignore property for output files csantifort 4940d 12h /amber/trunk/hw/
5 Deleted two temporary files that should not be in the release. csantifort 4941d 08h /amber/trunk/hw/
2 Baseline release of the Amber 2 core csantifort 4941d 12h /amber/trunk/hw/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.