URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] - Rev 67

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
67	renamed boot-loader.c to boot-loader-serial.c	csantifort	4209d 02h	/amber/trunk/hw/
64	Support latest Xilinx ISE 14.5 software.	csantifort	4209d 03h	/amber/trunk/hw/
63	Add support for Xilinx ISim Verilog simulator. Remove Virtex-6 files.	csantifort	4209d 07h	/amber/trunk/hw/
61	Add new netowkr based boot loader. Remove support for Virtex. Spartan 6 only now.	csantifort	4496d 02h	/amber/trunk/hw/
60	Bug fix; removed a combinational loop from the a25_decode logic.	csantifort	4713d 22h	/amber/trunk/hw/
59	Added modelsim script for reloading a wlf file after a simulation has been rerun.	csantifort	4783d 19h	/amber/trunk/hw/
58	Use TB.clk_count for the decompiler messages and removed the local counter	csantifort	4783d 23h	/amber/trunk/hw/
57	Add some debug messages	csantifort	4783d 23h	/amber/trunk/hw/
56	Remove the timeouts file from svn. Its an output file and gets now just gets created automatically when sims are run for the first time.	csantifort	4783d 23h	/amber/trunk/hw/
54	Bug fix for bug reported by Botao Lee. The mode bits in the decode stage did not change immediately after a mode switch from a teqp instruction, but 1 cycle later. This meant the wrong set of registers was selected for writing to for 1 clock cycle.	csantifort	4800d 22h	/amber/trunk/hw/
53	Cleaned up Amber Verilog, removing unused signals.	csantifort	4815d 20h	/amber/trunk/hw/
52	Fixed typo in notes on creating DDR memory interfaces using coregen	csantifort	4815d 20h	/amber/trunk/hw/
50	Revert to previous version	csantifort	4856d 20h	/amber/trunk/hw/
49	Added a note n how to change timeouts	csantifort	4856d 20h	/amber/trunk/hw/
48	Fixed a bug in linux that caused the os to not return to the running application after an interrupt. Hello-world now runs stand-alone again. Added initrd-200k-dhry, a disk image that uses the dhry program for init.	csantifort	4861d 03h	/amber/trunk/hw/
47	Changed V6 VCo from 1000Mhz to 1200 MHz	csantifort	4881d 00h	/amber/trunk/hw/
45	Store vmlinux.mem and vmlinux.dis in compressed form	csantifort	4888d 22h	/amber/trunk/hw/
43	Added support for the flat executable file format to vmlinux, so that the hello-world program is correctly relocated when it is loaded at the end of the vmlinux test. Changed the Virtex-5 clock configuration to use a 1200MHz VCO frequency and 80MHz system clock frequency.	csantifort	4888d 22h	/amber/trunk/hw/
42	Added write buffer - fixes bug if wishbone writes takes multiple cycles to complete	csantifort	4906d 19h	/amber/trunk/hw/
41	Added instructions on how to use Coregen to create the Spartan-6 DDR3 memory interface.	csantifort	4908d 03h	/amber/trunk/hw/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] - Rev 67

Filtering Options