OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [fpga/] - Rev 77

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
77 Added new a23 source files to sim and synthesis source lists. csantifort 4208d 00h /amber/trunk/hw/fpga/
75 Fixed scripts after renaming boot-loader to boot-loader-serial csantifort 4213d 22h /amber/trunk/hw/fpga/
64 Support latest Xilinx ISE 14.5 software. csantifort 4214d 00h /amber/trunk/hw/fpga/
63 Add support for Xilinx ISim Verilog simulator.
Remove Virtex-6 files.		 csantifort 4214d 04h /amber/trunk/hw/fpga/
61 Add new netowkr based boot loader.
Remove support for Virtex. Spartan 6 only now.		 csantifort 4500d 23h /amber/trunk/hw/fpga/
43 Added support for the flat executable file format to vmlinux, so that the hello-world program is correctly relocated when it is loaded at the end of the vmlinux test.
Changed the Virtex-5 clock configuration to use a 1200MHz VCO frequency and 80MHz system clock frequency.		 csantifort 4893d 20h /amber/trunk/hw/fpga/
36 Changed boot_mem for the a25 system to be 128 bits wide to match the 128-bit wide wishbone bus csantifort 4920d 17h /amber/trunk/hw/fpga/
35 Amber25 improvements:
Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times
Use a fast barrel shifter for shifts between 0 and 4 to improve timing
Use a 2 cycle full barrel shifter for complex shifts		 csantifort 4922d 00h /amber/trunk/hw/fpga/
23 Split the source files list into a Vertex-6 only list and a Spartan-6 only list.
That way users don;t need to delete files from the list manually if they only have
a setup for one of the FPGA types.		 csantifort 4982d 00h /amber/trunk/hw/fpga/
21 Fixed bug in the conditions to create the FPGA configuration log file. I added the creation of the log file in the last release, but the way it was implemented was causing the Makefile to always rebuild from the start. csantifort 4985d 23h /amber/trunk/hw/fpga/
19 Create a configuration log file as part of the synthesis flow. This file is a useful reference to
tell the different bitfiles apart.		 csantifort 5007d 00h /amber/trunk/hw/fpga/
15 Copied amber to amber23, Many system changes to support new amber25 core. csantifort 5013d 12h /amber/trunk/hw/fpga/
11 Added vmlinux test. csantifort 5030d 00h /amber/trunk/hw/fpga/
2 Baseline release of the Amber 2 core csantifort 5043d 22h /amber/trunk/hw/fpga/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.