OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk/] [hw/] [vlog/] [amber23/] - Rev 72

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
72 5 bit "OH_USR" constant was used when 2 bit "USR" should be used.
Both of the constants are 0.
The fault was introduced by ram-based register bank commit.
Contributed by: Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>		 csantifort 4053d 06h /amber/trunk/hw/vlog/amber23/
71 Original Amber 23 core uses asyncronous implementation of register bank.
It leads to some problems with ram-based implementation of the register bank,
because at least Altera FPGAs uses syncronous ram blocks, so the whole address
needs to be latched.

The patch exposes non-registered versions of register select signals to the
register bank, so the bank can build address and latch it in the syncronous
ram input register.

The patch is a pre-requisite for ram-based register bank implementation on Altera FPGA.

Contributed by Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>		 csantifort 4053d 07h /amber/trunk/hw/vlog/amber23/
63 Add support for Xilinx ISim Verilog simulator.
Remove Virtex-6 files.		 csantifort 4053d 13h /amber/trunk/hw/vlog/amber23/
58 Use TB.clk_count for the decompiler messages and removed the local counter csantifort 4628d 04h /amber/trunk/hw/vlog/amber23/
54 Bug fix for bug reported by Botao Lee. The mode bits in the decode stage did not change immediately
after a mode switch from a teqp instruction, but 1 cycle later. This meant the wrong set of registers
was selected for writing to for 1 clock cycle.		 csantifort 4645d 04h /amber/trunk/hw/vlog/amber23/
53 Cleaned up Amber Verilog, removing unused signals. csantifort 4660d 02h /amber/trunk/hw/vlog/amber23/
43 Added support for the flat executable file format to vmlinux, so that the hello-world program is correctly relocated when it is loaded at the end of the vmlinux test.
Changed the Virtex-5 clock configuration to use a 1200MHz VCO frequency and 80MHz system clock frequency.		 csantifort 4733d 04h /amber/trunk/hw/vlog/amber23/
42 Added write buffer - fixes bug if wishbone writes takes multiple cycles to complete csantifort 4751d 00h /amber/trunk/hw/vlog/amber23/
15 Copied amber to amber23, Many system changes to support new amber25 core. csantifort 4852d 20h /amber/trunk/hw/vlog/amber23/
2 Baseline release of the Amber 2 core csantifort 4883d 06h /amber/trunk/hw/vlog/amber/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.