OpenCores
URL https://opencores.org/ocsvn/ata/ata/trunk

Subversion Repositories ata

[/] [ata/] [trunk/] - Rev 16

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 - Added Test Bench
- Added Synthesis scripts for Design Compiler
- Fixed minor bug in atahost_top		 rudi 8365d 18h /ata/trunk/
15 Changed filenames and top-level port names to be conform new OpenCores conventions rherveille 8366d 17h /ata/trunk/
14 created new directory structure rherveille 8378d 18h /ata/trunk/
13 no message rherveille 8378d 18h /ata/trunk/
12 Fixed some blocking versus non-blocking statement issues. rherveille 8385d 23h /ata/trunk/
11 Created directory structure (documentation, vhdl, verilog) rherveille 8396d 11h /ata/trunk/
10 - renamed 'ata.vhd' to 'atahost.vhd'
- Changed 'go' & 'igo' generation (pio_tctrl.vhdl).		 rherveille 8401d 13h /ata/trunk/
9 - renamed 'ata.vhd' to 'atahost.vhd'
- Changed PIOreq & PIOack generation (controller.vhd); made them synchronous
- Changed 'go' & 'igo' generation (pio_tctrl.vhdl).		 rherveille 8401d 13h /ata/trunk/
8 Fixed sensitivity error in ata.v (nRESET instead of nReset) rherveille 8401d 23h /ata/trunk/
7 no message rherveille 8403d 10h /ata/trunk/
6 Added 'timescale to all files
Fixed bug where control registers would always latch data, instead of when addressed		 rherveille 8403d 10h /ata/trunk/
5 Rewrote some sections. Minor Verilog coding style issues. rherveille 8409d 15h /ata/trunk/
4 Fixed some incomplete port lists. Fixed some Verilog related issues.
Design now compiles completely.		 rherveille 8410d 20h /ata/trunk/
3 Created VHDL & Verilog subdirectories. Moved files accordingly. rherveille 8413d 14h /ata/trunk/
2 Initial verilog release rherveille 8413d 15h /ata/trunk/
1 Standard project directories initialized by cvs2svn. 8413d 15h /ata/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.