OpenCores

URL https://opencores.org/ocsvn/ata/ata/trunk

Subversion Repositories ata

[/] [ata/] [trunk/] [rtl/] - Rev 31

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
31	Changed internal counter libraries. Split counter.vhd into separate files. Core is in same state as Verilog version now.	rherveille	8162d 17h	/ata/trunk/rtl/
27	renamed all files to 'atahost_***.vhd' broke-up 'counter.vhd' into 'ud_cnt.vhd' and 'ro_cnt.vhd' changed resD input to generic RESD in ud_cnt.vhd changed ID input to generic ID in ro_cnt.vhd changed core to reflect changes in ro_cnt.vhd removed references to 'count' library changed IO names added disclaimer added CVS log moved registers and wishbone signals into 'atahost_wb_slave.vhd'	rherveille	8173d 06h	/ata/trunk/rtl/
26	renamed 'atahost.vhd' to 'atahost_top.vhd' renamed 'controller.vhd' to 'atahost_controller.vhd' renamed 'pio_tctrl.vhd' to 'atahost_pio_tctrl.vhd' broke-up 'counter.vhd' into 'ud_cnt.vhd' and 'ro_cnt.vhd' changed resD input to generic RESD in ud_cnt.vhd changed ID input to generic ID in ro_cnt.vhd changed core to reflect changes in ro_cnt.vhd removed references to 'count' library changed IO names added disclaimer added CVS log moved registers and wishbone signals into 'atahost_wb_slave.vhd'	rherveille	8173d 06h	/ata/trunk/rtl/
25	renamed 'atahost.vhd' to 'atahost_top.vhd' renamed 'controller.vhd' to 'atahost_controller.vhd' renamed 'pio_tctrl.vhd' to 'atahost_pio_tctrl.vhd' broke-up 'counter.vhd' into 'ud_cnt.vhd' and 'ro_cnt.vhd' changed resD input to generic RESD in ud_cnt.vhd changed ID input to generic ID in ro_cnt.vhd changed core to reflect changes in ro_cnt.vhd removed references to 'count' library changed IO names added disclaimer added CVS log moved registers and wishbone signals into 'atahost_wb_slave.vhd' core is now equivalent to verilog version	rherveille	8173d 06h	/ata/trunk/rtl/
24	Initial Verilog HDL release	rherveille	8173d 06h	/ata/trunk/rtl/
23	Moved wishbone interface into 'atahost_wb_slave.v' Major revisions in all cores.	rherveille	8173d 06h	/ata/trunk/rtl/
22	Added disclaimer Added CVS information Changed core for new internal counter libraries (synthesis fixes).	rherveille	8175d 10h	/ata/trunk/rtl/
20	Some minor bug fixes	rherveille	8289d 06h	/ata/trunk/rtl/
19	Changed RST_LVL define to parameter. Removed atahost_define.v	rherveille	8298d 12h	/ata/trunk/rtl/
18	Changed dd_padoen_o portname into dd_pad_oe_o, because it is active high.	rherveille	8326d 15h	/ata/trunk/rtl/
17	Changed top-level. Made asynchronous reset programmable.	rherveille	8332d 12h	/ata/trunk/rtl/
16	- Added Test Bench - Added Synthesis scripts for Design Compiler - Fixed minor bug in atahost_top	rudi	8359d 11h	/ata/trunk/rtl/
15	Changed filenames and top-level port names to be conform new OpenCores conventions	rherveille	8360d 09h	/ata/trunk/rtl/
14	created new directory structure	rherveille	8372d 10h	/ata/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.