OpenCores
URL https://opencores.org/ocsvn/atlas_core/atlas_core/trunk

Subversion Repositories atlas_core

[/] [atlas_core/] [trunk/] - Rev 11

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
11 - optimized memory components
-> less access hardware
-> easier mapping for quartus sythesis tool
zero_gravity 4107d 14h /atlas_core/trunk/
10 - optimized opcode decoder
- deleted HALT signal from Atlas Micro - not feasible here
- doc update
zero_gravity 4107d 15h /atlas_core/trunk/
9 - ATLAS_MICRO implementation example added to project (CPU + I/D memory) zero_gravity 4108d 16h /atlas_core/trunk/
8 - bug-fix: MSR read access
- new instruction added: SPR (store parity of register to T-flag)
- doc update
- assembler update
zero_gravity 4108d 17h /atlas_core/trunk/
7 - data path diagram added to documentary (finally!!)
- updated assembler version
- updated assembler examples
zero_gravity 4111d 18h /atlas_core/trunk/
6 - more code examples added to documentary
- minor updates for RTL files
- assembler now supports binary and hexadecimal number representation
zero_gravity 4114d 17h /atlas_core/trunk/
5 - error corrected in data sheet's branch table asm example zero_gravity 4119d 21h /atlas_core/trunk/
4 - complete update zero_gravity 4119d 21h /atlas_core/trunk/
3 - bug-fix of compare/test instruction in assembler program
- minor edits in rtl files to make a more efficient use of config constants
zero_gravity 4121d 14h /atlas_core/trunk/
2 initial repository setup zero_gravity 4122d 16h /atlas_core/trunk/
1 The project and the structure was created root 4122d 16h /atlas_core/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.