OpenCores
URL https://opencores.org/ocsvn/axi4_tlm_bfm/axi4_tlm_bfm/trunk

Subversion Repositories axi4_tlm_bfm

[/] [axi4_tlm_bfm/] [trunk/] - Rev 32

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 Added compile+simulate script for Windows. daniel.kho 3925d 19h /axi4_tlm_bfm/trunk/
31 Added initial Xilinx Vivado synthesis scripts and constraints. daniel.kho 3939d 17h /axi4_tlm_bfm/trunk/
30 Refactored synthesis scripts. daniel.kho 3939d 17h /axi4_tlm_bfm/trunk/
29 Updated simulation scripts. daniel.kho 3939d 17h /axi4_tlm_bfm/trunk/
28 Temporarily remove simulation folder. daniel.kho 3939d 17h /axi4_tlm_bfm/trunk/
27 Updated simulation scripts. daniel.kho 3939d 17h /axi4_tlm_bfm/trunk/
26 Refactored simulation folders. daniel.kho 3939d 17h /axi4_tlm_bfm/trunk/
25 Refactored folders. daniel.kho 3939d 18h /axi4_tlm_bfm/trunk/
24 Updated simulation sources to reflect changes made for synthesis. daniel.kho 3939d 18h /axi4_tlm_bfm/trunk/
23 Added top-level user example used in technical paper. daniel.kho 3947d 12h /axi4_tlm_bfm/trunk/
22 Added pin assignments for BeMicro kit. Added demo top-level used in technical paper. daniel.kho 3947d 12h /axi4_tlm_bfm/trunk/
21 Added synthesis files for Vivado. The RTL have not yet been updated with the latest changes available in the Quartus version. daniel.kho 3950d 14h /axi4_tlm_bfm/trunk/
20 Updated simulation scripts. daniel.kho 3950d 14h /axi4_tlm_bfm/trunk/
19 Updated synthesis constraints and scripts. daniel.kho 3950d 14h /axi4_tlm_bfm/trunk/
18 Added hardware PRBS generator, modularised top-level by having separate file as the tester. daniel.kho 3950d 14h /axi4_tlm_bfm/trunk/
17 Added more pipelining, enhancements. Tested on BeMicro kit. daniel.kho 3950d 15h /axi4_tlm_bfm/trunk/
16 Moved transaction counter from BFM to user. This gives the user more control over the number of transactions. The BFM now treats this as an input. daniel.kho 4053d 11h /axi4_tlm_bfm/trunk/
15 [minor]: cleaned up sources. daniel.kho 4055d 17h /axi4_tlm_bfm/trunk/
14 Added simple reset logic and verified on hardware. Added PLL to supply test clock to SignalTap. daniel.kho 4064d 08h /axi4_tlm_bfm/trunk/
13 Fixed one-cycle extra read issue, occurring during fast read. Verified on hardware as well. daniel.kho 4064d 12h /axi4_tlm_bfm/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.