OpenCores
URL https://opencores.org/ocsvn/axi4_tlm_bfm/axi4_tlm_bfm/trunk

Subversion Repositories axi4_tlm_bfm

[/] [axi4_tlm_bfm/] [trunk/] [rtl/] - Rev 16

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 Moved transaction counter from BFM to user. This gives the user more control over the number of transactions. The BFM now treats this as an input. daniel.kho 4005d 01h /axi4_tlm_bfm/trunk/rtl/
15 [minor]: cleaned up sources. daniel.kho 4007d 07h /axi4_tlm_bfm/trunk/rtl/
14 Added simple reset logic and verified on hardware. Added PLL to supply test clock to SignalTap. daniel.kho 4015d 22h /axi4_tlm_bfm/trunk/rtl/
13 Fixed one-cycle extra read issue, occurring during fast read. Verified on hardware as well. daniel.kho 4016d 02h /axi4_tlm_bfm/trunk/rtl/
12 Used generic package instead of using tauhop.tlm (abstract package) directly, and updated corresponding context paths. Simulated fine with ModelSim 10.1b. [previous]: Previous update included synthesis fixes ported from simulation sources. daniel.kho 4025d 07h /axi4_tlm_bfm/trunk/rtl/
11 Synthesised design with bugfixes discovered during simulation. Basically, these bugfixes just checks the design's behaviour against the AXI spec, and make sure the assumptions match. daniel.kho 4027d 01h /axi4_tlm_bfm/trunk/rtl/
10 Written a few more directed testcases (in user.vhdl), and fixed several bugs. TODO move the testcases to the stimuli folder. daniel.kho 4031d 01h /axi4_tlm_bfm/trunk/rtl/
9 Added synthesis files. Design debugged and synthesised with Quartus. Added synthesis script, and included OS-VVM simulation packages. daniel.kho 4033d 21h /axi4_tlm_bfm/trunk/rtl/
8 [minor]: removed writeStream(). The write() procedure can be used for both stream and non-stream interfaces. For stream interfaces, just map the address argument to don't-cares. Made several other minor enhancements, simplifications. daniel.kho 4134d 03h /axi4_tlm_bfm/trunk/rtl/
7 [minor]: renamed axi4-stream-bfm.vhdl to axi4-stream-bfm-master.vhdl so as to allow a future implementation of the AXI4-Stream slave / receiver. Changed simulation script to start GUI simulation only when there are no errors (previously, it brings up the GUI even when there are compilation errors). daniel.kho 4137d 21h /axi4_tlm_bfm/trunk/rtl/
6 [minor]: expanded some waveforms and show random stimulus from simulation script. daniel.kho 4138d 02h /axi4_tlm_bfm/trunk/rtl/
5 [minor]: refactored type names to use the convention 't_*' for more clarity. AXI4-Stream signal names also starts with a 't'. daniel.kho 4138d 06h /axi4_tlm_bfm/trunk/rtl/
3 Updated user.vhdl to use math_real's uniform for testbench randomisation. This is to avoid having to include third-party libraries into the project. Simulation of user.vhdl works - writeStream() procedure is used to send AXI4-Stream bus writes. More verification will follow. daniel.kho 4139d 01h /axi4_tlm_bfm/trunk/rtl/
2 Initial commit.
Added packages and usage example for AXI4-Stream protocol.
Added simulation scripts for ModelSim/QuestaSim.		 daniel.kho 4139d 11h /axi4_tlm_bfm/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.