OpenCores
URL https://opencores.org/ocsvn/bustap-jtag/bustap-jtag/trunk

Subversion Repositories bustap-jtag

[/] [bustap-jtag/] [trunk/] - Rev 24

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
24 Added support for Qsys based avalon transaction monitoring. ash_riple 3573d 19h /bustap-jtag/trunk/
23 Updated Altera Tcl script to 32bit address bus. ash_riple 3780d 18h /bustap-jtag/trunk/
20 Added support for 32bit Address bus. ash_riple 3781d 00h /bustap-jtag/trunk/
19 Minor changes. ash_riple 4194d 19h /bustap-jtag/trunk/
18 Added support for Xilinx Chips.
Added support for AXI4-Lite bus. Can be used as an XPS IP.		 ash_riple 4194d 20h /bustap-jtag/trunk/
17 Added unreachable trigger condition "@WR & @RD" checking. ash_riple 4440d 22h /bustap-jtag/trunk/
15 Released version 2.2. ash_riple 4462d 23h /bustap-jtag/trunk/
14 Changed dec to hex value of triggerPnum. ash_riple 4463d 14h /bustap-jtag/trunk/
13 Added minor syntax changes and Linux environment simulation script. ash_riple 4463d 19h /bustap-jtag/trunk/
12 Added timing information to the capture content. ash_riple 4464d 03h /bustap-jtag/trunk/
11 Added pre-trigger capture. ash_riple 4464d 18h /bustap-jtag/trunk/
10 Changed the location/reference/generation of compiler directive file: jtag_sim_define.h, to have better code structure. ash_riple 4470d 00h /bustap-jtag/trunk/
9 Added testbench with interactive GUI. Start it from "sim.bat" or "do sim.do".
Virtual JTAG stimulus can only be entered statically before simulation starts.
FIFO operation can be simulated dynamically while simulation is run.		 ash_riple 4470d 18h /bustap-jtag/trunk/
8 Added fault handling of wrong input length in the GUI. ash_riple 4474d 18h /bustap-jtag/trunk/
7 Added references related to "Bus Monitor". ash_riple 4474d 22h /bustap-jtag/trunk/
6 Updated to 2.1. New features added as in doc/Revision History.txt. ash_riple 4475d 18h /bustap-jtag/trunk/
5 Created code base for 2.x development.
Now supporting pipelined read/write access. Provided wrapper can be used as an example to connect up_monitor to any bus.		 ash_riple 4478d 19h /bustap-jtag/trunk/
3 Added original article. ash_riple 4478d 22h /bustap-jtag/trunk/
2 Checked in working code base. ash_riple 4482d 18h /bustap-jtag/trunk/
1 The project and the structure was created root 4483d 08h /bustap-jtag/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.